The complexity of the parity function in unbounded fan-in, unbounded depth circuits  by Wegener, Ingo
Theoretical Computer Science 85 (1991) 155-170 
Elsevier 
155 
The complexity of the parity 
function in unbounded fan-in, 
unbounded depth circuits 
Ingo Wegener * 
LS II, FB Informatik, Universitiir Dortmund, 4600 Dorrmund, Germany 
Communicated by MS. Paterson 
Received June 1988 
Revised February 1989 
Abstract 
Wegener, I., The complexity of the parity function in unbounded fan-in, unbounded depth circuits, 
Theoretical Computer Science 85 (1991) 155-170. 
Almost everything is known on the complexity of the parity function in fan-in 2 circuits over various 
bases. Also the minimal depth of polynomial-size, unbounded fan-in { A, v, 7 } circuits for the 
parity function has been studied. Here the complexity without any depth restriction is considered. 
For the basis { A, v , 7 } almost optimal bounds, and for the basis of NOR gates and the basis of all 
threshold functions optimal bounds on the number of gates are obtained. For the basis { A, v , 7 ) 
the minimal number of wires is determined. For threshold circuits an exponential gap between 
synchronous and asynchronous circuits is proved. The results not only answer open questions in 
complexity theory but also have implications for the real-life circuit design. 
1. Introduction 
There can be no doubt that the parity functions 
fne(x1, . ..) xn)=xl 0 . ..@x.@e foreE{O, 1) 
are two of the most important Boolean functions in computer science. For example, 
parity checks are the easiest error detecting codes, the last bit of the sum of n integers 
is the parity of the last bits of the integers, and more applications are known. On the 
other hand, it is difficult to design O-gates in MOS technology. Therefore, the (circuit) 
complexity of the parity function has been investigated in many papers. The complexity 
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in fan-in 2 circuits is well understood. We give a short review of these results in 
Section 2. 
In fan-in 2 circuits the number of wires is twice the number of gates. In unbounded 
fan-in circuits the number of wires is not determined by the number of gates. Hence, 
three complexity measures, namely, depth (longest path from the inputs to the output), 
number of gates and number of wires are of interest. 
It is well known that the parity functions are those functions which have the most 
expensive minimal polynomial. The minimal polynomial consists of all 2”-’ prime 
implicants. On the other hand, the parity functions can be computed by circuits of 
linear size and logarithmic depth (even with fan-in 2). Therefore, one may ask for the 
minimal depth of unbounded fan-in, polynomial-size circuits over { A, v , 7 } for the 
parity function. After several papers with ever better lower-bound techniques, Hastad 
[3] presented the final result: the minimal depth is 
log n/log log II -o(log n/log log n). 
This result implies that efficient circuits have depth “almost” logn. Hence, one is 
interested in the minimal size (number of gates) of parity circuits and, furthermore, 
whether these circuits may have small, i.e. logarithmic, depth and whether these 
circuits may have the minimal number of wires. 
For circuits over the basis of NOR gates Lai and Muroga [S] have solved this 
problem. Their lower-bound proofs are complicated and for IZ = 2 and n = 3 are carried 
out by a computer. We present simple proofs in Section 3. Our important and new 
results are described in Sections 4 and 5. 
For circuits over the basis { A, v ,T }, where 7 -gates are free of charge, we present 
in Section 4 almost optimal bounds on the number of gates and optimal bounds for 
the number of wires. Furthermore, it is proved that circuits can& have the minimal 
number of gates and the minimal number of wires simultaneously. 
In Section 5 the basis of all threshold functions is considered. We shall describe in 
Sections 5 and 6 why threshold circuits are of great importance not only for theoret- 
ical but also for practical purposes. Optimal synchronous and optimal asynchronous 
circuits are presented. The asynchronous circuits have only logarithmic size. The size 
of synchronous circuits is at least linear and therefore exponentially larger than the 
size of optimal asynchronous circuits. By this result it is shown for the first time that 
such an exponential gap is possible in unbounded fan-in circuits. On the other hand, it 
is known that asynchronous fan-in 2 circuits of size c may be simulated by syn- 
chronous fan-in 2 circuits of size O(c’). 
Finally, in Section 6, we discuss practical implications of our results. We propose 
a circuit design for parity functions, which, we believe, is an improvement upon all 
known circuits. 
At the end of this introduction we list some well-known properties of the parity 
functions which we apply in the rest of the paper. 
l If we replace in a circuit forfn’ a variable Xi by 0 or 1, we obtain a circuit forfn’- 1 or 
.C17 respectively. 
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l If we replace in a circuit forfn’ a variable xi by another variable xj (j # i), we obtain 
a circuit for fn’_ 2 on the variables xk (kg { i, j}) since Xj @ Xj = 0. 
l If we replace in a circuit forfn’ some variables but not xi by arbitrary constants, the 
resulting circuit still depends essentially on Xi; in particular, fan-out(xi)> 0. 
l The parity functions are associative and commutative. 
2. Fan-in 2 circuits 
The following results (always for n 3 2) are part of the classical theory of Boolean 
circuits. 
l Let B2 be the set of all 16 Boolean functions on two inputs. Sincef,‘EB*, optimal 
B,-circuits for fz contain n- 1 gates. 
l Let Uz be the set of all 8 Boolean functions (xa A JJ~)~, where x1 =x, x0=X and 
a, b, CE{O, 1 }. Schnorr [12] proved that optimal U,-circuits forfn” contain 3(n- 1) 
gates. 
l Redkin [lo] proved that optimal { A, v ,T } circuits forfn’ contain exactly 4(n- 1) 
gates and that optimal { A, 7 } circuits or ( v , -T } circuits for the parity functions 
contain exactly 7(n - 1) gates. 
All these optimal circuits have a simple design. One starts with a binary tree of n - 1 
O-gates and replaces each binary @-gate by an optimal a-circuit (for the basis 
Q considered) for fp or fi. 
Fan-in 2 circuits over the basis NOR (dual results hold for NAND circuits) have 
been investigated implicitly by Lai and Muroga [S]. They proved the necessity of 
8(n- 1) wires and therefore, in fan-in 2 circuits, of 4(n- 1) gates. Furthermore, they 
have designed a fan-in 2 circuit for fi with 4 gates. Using n- 1 of these circuits 
we obtain a fan-in 2 circuit with 4(n - 1) gates for fi’“- ‘) mod2. Since a NOR 
gate on one input operates like a NOT gate, we obtain for fzmod * a fan-in 2 
circuit with 4(n- l)+ 1 gates. We show in Section 3 that this extra gate is necessary 
for n=2. 
Since the design technique for all these circuits is a gate-by-gate simulation, all the 
resulting circuits have logarithmic depth. 
3. NOR circuits of unbounded fan-in 
NOR gates are easy to design in current technology (MOS or GaAs) and are widely 
used. It is possible to design NOR gates of large fan-in but, obviously, not of arbitrary 
fan-in. Nevertheless, it is useful to investigate the complexity of the parity functions in 
unbounded fan-in NOR circuits. Let C NoR(f) be the minimal number of gates in 
a NOR circuit forf: Lai and Muroga [S] proved the following theorem. 
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Theorem 3.1. CNoR(fne)= 3n-2for n> 3, CNOR(~Z’)=~ and CNOR(~Z’)= 5. 
The upper bound is proved by a clever cascading technique. It is possible to design 
circuits with logarithmic depth (2 [log nl + l), optimal number of 3n-2 gates and 
gates whose fan-in is bounded by 4. Hence, these circuits have practical relevance. We 
will compare these circuits with our threshold circuits in Section 6. 
It is interesting to note that these circuits have been designed with the aid of 
a computer. For n = 2 and n = 3 a search algorithm for optimal circuits has been used. 
A systematic search is, even for this small number of variables, too expensive. 
Therefore, branch-and-bound methods have been used [4,7,8]. But this procedure 
has one unsatisfying consequence. One knows that no better circuit can exist, because 
one cannot find such a circuit but one does not understand the reasons why there is no 
better circuit. For n 34 the proof in [S] is carried out by induction. We present a proof 
for n=2 which shows why there are no better circuits and we can now start the 
induction step for n = 3. Moreover, our proof is simpler and shorter than the proof in 
[S]. For the case n=2 we allow at first also OR gates. OR gates are useful only as 
terminal gates. Otherwise, we may eliminate the OR gate G and may use the inputs of 
G directly as inputs in all direct successor gates of G. 
Lemma 3.2. CNOR, OR( fz) B 4. 
Proof. f; andf,’ have the same complexity. By replacing the last gate of type NOR or 
OR by a gate of the other type, we obtain the other parity function. Hence, for one of 
the two parity functions there is an optimal circuit consisting of NOR gates only. 
The fan-in of the last gate is at least 2, since otherwise the other parity function can 
be computed by a circuit with one gate less. Hence, x1 @ x2 @ e=NOR(g,, . . . . gl) 
and r 2 2. The input functions gj are functions in B2. 
The constant 0 is useless, the functions 1, x4, xi, XT v xi have the property that we 
can replace one variable by a constant in such a way that the output of the NOR gate 
is a constant. This is impossible for the parity function. Finally, because of the 
optimality of the circuit, no parity function is an input of the last gate. 
- - 
Hence, the last gate has two inputs, i.e. r=2, either x1x2 and x1x2 or X1x2 and 
x1X2. If some parity function could be computed with 3 NOR gates, one of these two 
combinations would be computable with 2 NOR gates. With one NOR gate only 
x1x2 =NOR(xl, x2) is computable. Hence, x1x2 has to be computable by one NOR 
- - 
gate from x1, x2 and x1 x2. x1 cannot be an input since x1 = 1 would force the output 
of the gate to 0, the same holds for x2. Finally, NOR(Y1x2)#xlx2. 0 
Lemma 3.3. CNOR(f;) Z 5. 
Proof. We assume that 4 gates are sufficient. Then x1 0 x2 is computed at the last 
gate and, by Lemma 3.2, the circuit does not compute x1 @ x2 @ 1 at some other gate. 
By the same arguments as in the proof of Lemma 3.2, we conclude that the inputs of 
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the last gate are x1x2 and x1x2. Without loss of generality X,X2 is computed at the 
first gate. It is sufficient to show that x1 x2 cannot be computed from x1, x2 and Xi X2 
with 2 NOR gates. 
By the proof of Lemma 3.2, one gate is not sufficient. We assume that 2 gates are 
sufficient. Then the first gate computes g as the NOR of a subset of {x1, x2, x1x2}, 
- - 
and the second gate computes x1 x2 as the NOR of a subset of { g, x1 x2} since x1 or x2 
cannot be an input of a NOR gate computing x1 x2 as has been argued in the proof of 
- - 
Lemma 3.2. g is one of the functions 1, X1, X2, x1 v x2, x1x2, X1x2, x1X2, 0. Again, the 
constants are useless, x1x2 is already computed and x1 v x2 cannot be an input of 
a NOR gate computing x1 x2. By symmetry, we have to consider only the cases g = X1 
- - 
and g =X1x2. If g or x1x2 is the single input of a NOR gate, we obviously do not 
compute x1x2. Finally, NOR(g, x1x2)=x1#x1x2. 0 
Lemma 3.4. CNOR, OR( fn’) 2 3n - 2 for n 2 2. 
Proof. For n=2, the claim is proved in Lemma 3.2. Again, it is sufficient to con- 
sider only NOR circuits. For n>3, we consider some parity function fne where 
C~o~(fne) <chop d an an optimal NOR circuit forfne. At first we show that no 
variable Xi can have fan-out 1. Otherwise, let G be the only successor of xi. If 
fan-in(G)= 1, we eliminate G and obtain a circuit for fz with one gate less. This is 
a contradiction. If fan-in(G) Z 2, let h be one of the other inputs of G. h cannot depend 
on Xi, and, because of optimality, h is not a constant. We fix all variables xj (j # i) in 
such a way that h is replaced by 1. The resulting circuit is independent of xi. This is 
a contradiction. 
Case 1: 3Xi: fan-out(q)> 3. Xi= 1 eliminates at least 3 gates and we can use the 
induction hypothesis. 
Case 2: VXi: fan-out (xi) = 2. Let G be some gate whose inputs are all variables. 
Case 2.1: There is such a gate G where fan-in(G)3 2. Let xi and Xi be two of the 
inputs of G. Let Gi and Gj be the other successors of Xi and Xj respectively. Xi= 1 
eliminates Gi and G. We obtain a circuit for f”tl where fan-out(xj)= 1. If 
fan-in(Gj)>2, we obtain a contradiction by the same arguments as used directly 
before Case 1. Hence, fan-in(Gj)= 1. We eliminate Gj and obtain a circuit for 
fne- 1 (xi+ 1, Xj+Xj @ 1). Since we have eliminated 3 gates, we can use the induction 
hypothesis. 
Case 2.2: All gates G whose inputs are all variables have fan-in 1. 
If one of these gates, whose input is e.g. Xi, has fan-out at least 2, then, Xi =0 
eliminates at least 3 gates and we can use the induction hypothesis. Otherwise, let G’ 
be the first gate of the circuit whose fan-in is at least 2. Then G’ has some input which 
is a negated variable and at least some other input which is a literal x7. xi =0 
eliminates 2 gates, namely, G’ and the gate where Xi is computed, and the fan-out of xj 
is reduced to 1. We can continue as in Case 2.1. 0 
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4. Circuits of gates of AND-type and unbounded fan-in 
Here we consider the basis U, containing gates for (x;1(l) A ... A x,$“))~, 
a(l), ..., a(m), b~(0, l} and arbitrary m. This is a natural generalization of the basis 
U2 (see Section 2). This model is equivalent to the assumption that we have A -gates of 
arbitrary fan-in and that negations are free of charge. By De Morgan’s laws also 
v -gates of arbitrary fan-in are available. We denote by CU. Jfne) and CU, ,,,(f;) the 
minimal number of gates and wires, respectively, in U, -circuits forfne. Since negations 
are free of charge,f,’ andf,’ have the same complexity. 
Theorem 4.1. (i) 2n-ldC,,,(f,‘)br5(n-1)/21 for n32. 
(ii) C,,w(fne)=6(n- 1)for 1x32. 
(iii) U, -circuits forfne with 6(n - 1) wires have 3(n - 1) gates off&-in 2, i.e.for n > 3 
no circuit has simultaneously the minimal number of gates and wires. 
Proof. We start with the upper bounds. 
X1 @ X2 =(X1 A i2) V (iI A X2) 
can be computed with 3 gates and 6 wires implying the upper bound of 6(n- 1) wires. 
can be computed with 5 gates and 16 wires. For odd n, i(n- 1) of these subcircuits are 
sufficient, altogether $(n- 1) gates and 8(n- 1) wires. For even n, we take &n- 1 of 
these subcircuits and one of the former circuits for 2 inputs. Hence, we use 
5(in-1)+3=g(n-l)++ gates and 16(in-1)+6=8(n-l)-2 wires. We remark 
that these upper bounds can be achieved with logarithmic depth. 
The next step is to prove the lower bound on the number of gates. Let n=2. It is 
easy to see that no variable can be an input of the output gate. Otherwise, we could 
make the output constant by fixing this variable. If 2 gates are sufficient, the second 
gate has only the first gate as input. Then the second gate operates as a negation and 
this gate could be eliminated in U, -circuits. We obtain a one-gate circuit and this gate 
has variables as inputs. This is a contradiction. 
For the induction step (n - 1 +n) we first show that the fan-out of each variable xi is 
at least 2. We have already seen that the fan-in of each gate is at least 2. Let us assume 
that fan-out(xi) = 1. Let G be the single successor of Xi and let h be some other input of 
G. h is not a constant and h does not depend on Xi. By fixing all variables Xj (j# i) in 
an appropriate way we can make the output independent of xi. This is a contradiction. 
Case I: 3xi: fan-out(xi)>3. Either xi is a positive input of at least 2 gates or xi is 
a negative input of at least 2 gates. Either xi = 0 or xi = 1 eliminates at least 2 gates. We 
then apply the induction hypothesis. 
Case 2: Vxi: fan-out(xi)=2. We consider a first gate of the circuit, the inputs are, 
without loss of generality, x;l(‘), . . . , x;(j). If we replace xi by Xi, the circuit computes 
the other parity function. Therefore, without loss of generality a(l)= ... =a(j)= 1. 
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Fig. 1 
The situation is shown in Fig. 1. x2 = 0 eliminates G. The subfunctions g; of gr for 
x2 = 0 do not depend on x1. We may assume that gl, . . . , g* are positive inputs of G’ 
since we can shift the negations to the predecessors. Furthermore, g; = 1; otherwise, we 
can replace the variables x, (m # 1) by constants in such a way that the output is 
independent of xi. This implies that X2 is a prime implicant of all gl. If g1 is not an 
input of the circuit then the gate computing it is also eliminated by x2 =O. Then we can 
apply the induction hypothesis. Otherwise, j=2, r = 1 and g1 =X2; in particular, 
fan-in(G) = fan-in( G’) = 2. x2 = 1 eliminates G’ (here 0 is computed) and G (here x1 is 
computed). Then we can apply the induction hypothesis. 
Finally, we prove the lower bounds on the number of wires. We often use the fact 
that no gate in an optimal circuit has fan-in 1. For n=2 we have proved that 3 gates 
are necessary. This implies that 6 wires are necessary. If we have exactly 6 wires, all 
3 gates have fan-in 2. We remark that in this case each variable enters one gate 
positively and one gate negatively. For the induction hypothesis we assume that the 
claims are proved for 1, . . . , n- 1. We investigate a circuit with a minimal number of 
wires for ft. If we can eliminate 7 wires by fixing one variable, we have reached 
a contradiction then since the resulting circuit has by the induction hypothesis 6(n - 2) 
wires. Hence, our circuit has at least 6(n - 1) + 1 wires and is, by our upper bound, not 
optimal with respect to the number of wires. If we can eliminate 3 gates with fan-in 2, 
we can apply the induction hypothesis. 
Case 1: 3i: fan-out(xi) 3 3. We can assume that Xi enters at least 2 gates, say G and 
G’, positively. xi= 0 eliminates at least 3 wires leaving xi, at least 2 other wires entering 
G and G’ and the wires leaving G and G’. These are less than 7 wires only if G and G’ 
have fan-in 2 and fan-out 1 and the only wire leaving G enters G’ (or vice versa). Let 
g be the second input of G. Then 
res(G)=(xi A 9)’ and res(G’)=(xi A (xi A g)b)c=(Xi A gb)‘. 
res(G’) can be computed directly from Xi and g. G is superfluous and the circuit has 
not the minimal number of wires. 
In the following cases, fan-out(xi)=2 for all i. We consider a first gate G of the 
circuit. By renumbering the variables and replacing some xi by Xi we can assume that 
Xl, ..., xj are the inputs of G. Let G’ be the second direct successor of x1 whose inputs 
are x;l, gi, . . . . gr (see Fig. 1). We have shown above that X2, . . . . Xj are prime impli- 
cants of gh, ldhdr. 
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Case 2: j23. Then the functions gl, . . . . gr are computed at different gates 
G i, . . . , G,. If G # G1 , x2 = 0 eliminates j > 3 input wires of G, at least 2 input wires of 
G, , the wire from G1 to G’ and the second output wire of x2. Similar arguments hold 
for x3 = 0. We eliminate in both situations less than 7 wires only if res(G, )=X2 v X3. 
Since fan-out(x*) = 2, the circuit becomes independent of x2 for x1 = 0 and x3 = 0. This 
is a contradiction. 
Hence, we can assume G=Gr and r=l. Then res(G’)=(x; A (X1 v ... v Xj))b. In 
this case, a=l, otherwise G’ can be eliminated. res(G’)=(x,x, v ... v xlXj)b, 
fan-out(G)>2; otherwise, x2 = ... = xj = 1 makes the circuit independent of xi. x2 = 0 
eliminates j > 3 input wires of G, 2 input wires of G’, at least one further output wire of 
G and at least one output wire of G’, hence, at least 7 wires. 
Case 3: j=2, r>2. Since XZEPI(gJ for 1 <h<r, we can assume that gi, . . . . gr_i 
are computed at different gates G1, . . . , G, _ 1. x2 = 0 eliminates 2 input wires of G, Y + 1 
input wires of G’ and at least 2(r - 1) input wires of Gi, . . . , G,_ i . These are less than 
7 wires only if r=2, Cl = G and g2 =X2. Then res(G’)=(xi’ A Xz A (xi A x*)~)~ can be 
computed by a fan-in 2 gate, and the circuit has not the minimal number of wires. 
Case 4: j = 2, r = 1 and no wire leads from x2 to G’. If a wire leads from G to G’, 
res(G’)=(xT A (x1 A x~)~)~ can be computed by a fan-in 2 gate whose inputs are x1 
and x2. This change of the circuit does not increase the number of wires. Afterwards, 
fan-out(x2)= 3 and we can argue as in Case 1. So we can assume that g1 is computed 
at some gate G1 # G. Since X2 EPI(g, ), x2 = 0 eliminates 2 input wires of G, 2 input 
wires of G’, at least 2 input wires of Gi, the second output wire of x2, the output wires 
of G and the output wires of Gi. These are less than 7 wires only if fan-in(G,)=2, 
fan-out(G,)=fan-out(G)= 1, and the inputs of G2 are x2 and res(G). Then res(G,)can 
be computed directly by a fan-in 2 gate with inputs x1 and x2. G can be eliminated and 
the circuit has not the minimal number of wires. 
Case 5: j= 2, r = 1 and xi is the second input of G’. The inputs of G’ are X1 and X2. 
Otherwise, x1 =0 (x2 =0) makes the circuit independent of x2 (x1). If res(G) enters 
a direct successor G” positively, x2 = 0 eliminates 2 input wires of G, 2 input wires of G’ 
(new output Xi), at least 2 input wires of G” and at least one output wire of G”; hence, 
at least 7 wires. We can assume in the sequel that res(G) and res(G’) enter all direct 
successors negatively. 
Let t = fan-out (G) and t’ = fan-out( G’). x2 = 0 eliminates the 4 input wires of G and 
G’ and the t output wires of G. Hence, we are done if t 3 3 or t ’ 3 3. If t = t ’ = 1, let Gi be 
the successor of G’ and G2, that of G. If G1 # G2, we can assume that no path leads 
from G1 to G2. Hence, we can replace x3, . . . . x, by constants in such a way that G2 is 
replaced by 0. x2 = 1 makes the circuit independent of xi. This is a contradiction. 
Hence, G1 = G2. Also fan-in(G,)=2. Otherwise, there is a replacement of x3, . . . . x, 
which makes the circuit independent of xi and x2. x2 = 0 eliminates the fan-in 2 gates 
G, G’ and G1 . We remark that in this case xi (and x2) enters one gate positively and 
one gate negatively. 
If t = 2 and t’ = 1, x2 = 0 eliminates the 4 input wires of G and G’ and the 2 output 
wires of G. Afterwards, x1 enters only G1, the direct successor of G’. By our standard 
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arguments, res(G,) is replaced by xf and also the output wire of G’ can be eliminated. 
Altogether 7 wires can be eliminated. Similar arguments hold for t= 1 and t’=2. 
Finally, we consider the situation t = t’ = 2. x2 = 0 eliminates the 4 input wires of 
G and G’ and the 2 output wires of G. Afterwards, fan-out(x,)=2 and x1 enters its 
direct successors positively. We have eliminated only 6 wires. For the new circuit we 
apply the same case analysis. Either we can eliminate at least 7 wires then or we reach 
again Case 5 with t = t’c (1,2}. Then we eliminate only 6 wires but we still have some 
variable whose fan-out equals 2 and which enters its 2 direct successors positively. 
Hence, at some step of the process we eliminate 7 wires. 
This completes our case analysis. 0 
5. Circuits of threshold gates of unbounded fan-in 
The complexity of threshold circuits has been investigated by Hajnal et al. [2], 
Parberry and Schnitger [9] and Reif [I 11. This model is motivated in various ways. 
Threshold circuits may simulate the behaviour of the human brain (see [9]). Thresh- 
old gates are the most powerful gates of practical use and importance (see also 
Section 6) and with threshold gates all symmetric and arithmetic functions are 
available in constant depth and polynomial size (see Cl]). It is a hard problem to 
prove exponential lower bounds for threshold circuits of constant depth and functions 
in NC (see [2]). 
We are interested in unbounded fan-in and depth circuits and the exact complexity 
of the parity function. Moreover, we prove some results which hold for all symmetric 
or even all Boolean functions. 
Definition 5.1. A threshold gate Tzk (T;,) operates on n input wires, say xi, . . . , x,, 
and outputs 1 if and only if 1x1 :=x1 + ... +x,dk (Ixlak). 
We remark that T2k is a negative function and T;k is a monotone function. We 
shall see that in threshold circuits it may be useful to have several wires leading from 
gate G or some input Xi to gate G’. This was obviously useless for all circuit models 
discussed before. Hence, it is possible that the number of wires is exponentially larger 
than the number of gates and inputs. 
Definition 5.2. A circuit is called synchronous if, for each gate all paths from the 
inputs to this gate have the same length. This length is called the depth of this gate. 
It is well known that asynchronous circuits over binary bases, the U,-basis or the 
basis of unbounded fan-in NOR gates cannot be much more efficient than syn- 
chronous circuits (see e.g. [14]). We shall prove that such an assertion is wrong for 
threshold circuits. This is a first example that asynchronous circuits can be much more 
powerful than synchronous circuits. 
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We consider at first synchronous threshold circuits and prove optimal bounds on 
the complexity of an arbitrary symmetric Boolean function. A Boolean functionfeB, 
is called symmetric (f~s,) iff(x) depends only on 1x1, the number of l’s in the input, 
and not on their positions. We describe a symmetric function by its value vector 
4f)=(kl,..., 0,) where ui is the value off on inputs with exactly i 1’s. The vector u(f) 
consists of constant intervals, let 1(f) be the number of maximal constant intervals, 
e.g. for v(f)=(O, 0, l,O, 1, 1, l,O,O) we have 1(f)=5. 
A chain a=(~‘, . . . . a”), where a’~(0, l}“, is a vector of vectors ui such that ui 
contains i l’s and ui<ui+l (d is defined componentwise). For a Boolean function 
f and a chain a let Ch(f; a) be the number of maximal constant intervals of the vector 
(f(u’), . . ..f(u”)) and let Ch(f) be the maximum of all Ch(f, a) for chains a. 
Theorem 5.3. (i) Ch(f) = 1(f) for all symmetric functionsfES,. 
(ii) Ch(f) = 1 only for the constantfunctions. !fI(f) = 2for some symmetric function 
f; then f is a threshold function and can be computed by a threshold circuit with 1 gate 
and n wires. 
(iii) If I(f) 3 3 for fES,, f can be computed by a synchronous threshold circuit with 
depth 2, I(f) gates and (n + l)(Z( f )- 1) wires. 
(iv) Zf Ch( f) 2 3, each synchronous threshold circuit for fEB,, contains at least Ch( f) 
gates. 
(v) The synchronous threshold complexity of symmetric functions f is I( f ), ifZ( f) B 3, 
and Z(f) - 1, if I(f) < 2. In particular, for n > 2, the purity functions fne have complexity 
n + 1 in synchronous threshold circuits. 
Proof. (i) and (ii) are obvious, (v) follows directly from (i)-(iv). 
(iii) We improve a construction of Hajnal et al. [2] who proved an upper bound of 
2n for all symmetric functions. Since f andfhave the same complexity in threshold 
circuits (a negation at the output gate is free of charge), we assume without loss 
of generality that the first interval of v(f) consists of 0’s. Then v(f) has L1( f )/2 J 
intervals consisting of 1’s. If vi _ 1 = 0, vi = ... = Uj = 1, Uj + i = 0, we use 2 threshold gates 
T$i(xl, . . . . x,) and Tzj(xl, . . . . x,). These gates yield two l’s as outputs if and only if 
i< 1x1 <j. If 1 xl is not in this range then one gate outputs 0 and the other outputs 1. If 
Oi= "' =v,= 1 and ui- r =O, we use only the threshold gate T2i(xI, . . . . x,) which 
computes 1 if and only if i 2 1x1. 
If I(f) is odd, we have $(Z( f) - 1) intervals of ones and I(f) - 1 threshold gates in 
depth 1. Iff(x)= 1, one pair of threshold gates yields two l’s as outputs and all other 
pairs yield a 1 and a 0. Hence, if gj is the output of the jth gate on level 1, 
f(x)=TrCf’-’ >(r(f)-1)/2+1 (Sl, ‘.‘>Sr(f,-l). 
If I(f) is even, we have +I( f) intervals of l’s, the first f1( f) - 1 intervals lead to a pair 
of threshold gates, altogether Z(f) - 2 gates, and the last interval leads to one further 
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threshold gate. Hence, we have 1(j)- 1 gates on level 1 computing gi, . . . . gl(lj_l. 
Again, it is easy to see that 
f(x)=%&: (Sl, . . ..SI(f)-1). 
In both cases we obtain a synchronous circuit with depth 2 and 1(j) gates. The bound 
on the number of wires follows by counting the wires in our construction. 
(iv) We prove the lower bound by induction on Ch(f). If Ch(f) = 3, f is neither 
monotone increasing nor monotone decreasing. The threshold functions are mono- 
tone, increasing or decreasing. Hence, one gate is not sufficient. Also, there have to be 
wires from the first gate to the second gate if 2 gates are sufficient. Then, the second 
gate is on the second level and cannot be connected (because of synchronicity) directly 
with the inputs. But this implies that the second gate depends only on the first gate. 
Such a gate operates like an identity gate or a negation gate or a constant gate. This 
would imply that f could be computed already with one threshold gate. This is 
a contradiction! 
Now we assume that Ch(f)=i and that the claim is proved for smaller values of 
Ch(f). Without loss of generality (by renumbering) a = (a’, . . . , a”), the chain maximiz- 
ing Ch(f, a), is of such a form that uj = 1 iff j < i. Since the complexity off and Tare the 
same, without loss of generality f(a’)=O. Let j be the smallest index such that 
f(uj)= 1. Since f(u’)#f(uj) and since the circuit is synchronous, the information 
about this fact has to pass through the first level of the circuit. Hence, there is some 
gate G on the first level of the circuit where res(G)(u’)#res(G)(uj). G is a threshold 
gate depending only on the inputs. Therefore, there are kl, . . . . k,, k>O such that 
res(G)(x)=l iff W(X):= C kixi>,k (or<k). 
l<i<n 
E’(u’)=O and W(d)=k, + ... +kj. Since, res(G)(u”)#res(G)(uj), O<kQki+ 
... +kj (or O<k<k,+ . . . +kj). We replace x1, . . . . xj by 1’~. Then G 
is replaced by the constant 1 (or 0). We obtain a threshold circuit for a subfunction g 
of f. By the definition of g, Ch(g)=Ch(f)- 1. Furthermore, the resulting circuit is 
synchronous. G is replaced by a constant and constant inputs of threshold gates can 
be eliminated. For l-inputs the threshold value of the gate has to be changed in the 
obvious way. By the induction hypothesis, the resulting circuit for g contains at least 
Ch(g)= Ch(f)- 1 gates and we have proved the claim. 0 
It has been shown [13] that the minimal sensitive complexity l,i”(f) of a Boolean 
function f is an important complexity measure for unbounded fan-in circuits over the 
basis ( A, v ,T } and even for CRCW-PRAMS. l,i”(f) is the minimum length (num- 
ber of literals) of all prime implicants and prime clauses off. It is also the minimal 
number of variables which have to be replaced by constants in order to obtain 
a constant subfunction. 
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For symmetric functions YES,, we know a very simple description of I,i”(f). If 
u,,,(f) is the maximum length of a constant subvector of u(f), then 
&,i,(f) = n + 1 -v,,,(f). For the parity functions, obviously, u,,,(f,) = 1 and there- 
fore Imin(fne) = n. 
Theorem 5.4. (i) The parity functions can be computed in asynchronous threshold 
circuits with [log (n + 1)1 gates, less than 3n [log (n + 1)1 wires and depth [log (n + l)]. 
(ii) Asynchronous threshold circuits for an arbitrary Boolean function DEB, have 
at least [log (n + 1) -log (n + 1 - lmin( f ))1 gates. For symmetric functions this bound 
equals Vog(n+ I)-log(u,,,(f ))l, and for the parity functions this is equal to 
Wg(n+ 1)1. 
Proof. (i) We prove the upper bound only for the case n =2k- 1 since, otherwise, we 
can pad the input with 0’s. For the design of the circuit we take up ideas from the 
binary search method. But this simple and powerful method cannot be applied in its 
pure form. If-tests are not available in circuits. So we make the most of the fact that the 
value vector of the parity functions again is totally symmetric. For n= 2k- 1 it is 
a vector of length 2k, where all 2k-’ blocks of length 2’ are equal. Such properties are 
not necessary for the typical use of binary search. At first we explain the ideas in the 
special case n= 15 (see Fig. 2). A wire from x to some gate means that there is a wire 
from each xi to this gate. A wire with label 1 from some gate to another means that 
there are 1 wires connecting these gates. Let s = 1 x 1 =x1 + ... +x1 5. Then s can take 
the values 0, . . . . 15 and 4 bits are sufficient to describe s = (sg, s2, sl, so). Obviously, 
fi:(x)=G. 
We number the gates in inverse order from G3 to G,,. Obviously, the first gate G3 
computes 1 iff sj = 0. res(G,) = 1 iff s2 =O. The number of l’s entering G2 is 
(8s3 +4sz + 2s1 +sO)+ 8S3, the first term is the number of l’s coming from the inputs, 
Fig. 2. 
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the second one, the number of l’s coming from G3. But 8Sg + 8S, = 8. Hence, 
res(Gz)=l.iff 4s2+2S1+S0d3 iff Sz=O. 
res(Gi)=l iff Si=O. The number of l’s entering Gi is 8s3+4S2+2S1+s0+8S3+ 
4Sz = 12 + 2s 1 + so. Hence, 
res(Gi)=l iff 2S1+s0<1 iff sl=O. 
Finally, the number of l’s entering Go is 8s3 +4sz + 2sl + so+ 8S, +4Sz + 2Si = 
14 + So. Hence, 
res(Go)= 1 iff so= 1 iff fi:(xl, . . . . xi5)= 1. 
Now the design for the general case is straightforward. The k gates are ordered in 
the inverse order Gk_ i, . . , Go. There is one wire from each xi to each Gj. There are 
exactly 2j wires from Gj to each Gi, where i<j. Gj computes 1 iff the number of 
incoming l’s is at most (2k-‘- 1)+2k-2+ ... +2j. Obviously, the number of gates 
and the depth of the circuit are equal to k = [log(n + 1)l. The fan-in of each gate is 
bounded by n+(2k-1-1)+2k-2+ .I. +2~n+2~- 1=2n. Hence, the number of 
wires is bounded by 2nrlog(n+ l)] for n=2k- 1. For general n, 2k-1bn62k- 1, we 
can estimate the fan-in of each gate also by n + 2k - 1 which is not larger than 3n. 
The correctness of the circuit is proved by the proof of the following claim. Let 
S=(Sk_i, . . . . So) be the binary representation of x1 + ... +x,. Then we claim that 
res(Gj) = 1 iff sj= 0. For j=O this implies that fn’ is computed at Go. We prove the 
claim by downward induction on j. The proof for the induction basis j= k- 1 is 
obvious by the design of the circuit. Let the claim be proved for j’ >j. We count the 
number of l’s entering Gj. By induction hypothesis this is 
2k-‘Sk_l + ... +2°So+2k-1Sk_i+ ...+2j+iSj+1 
=2kPl+ . . . +2j+i+2jSj+ . . . +20So. 
This number is not larger than the threshold of Gj iff 
2k-i+ . . . +2j+1+2jsj+ . . . +20So<(2k-1_1)+2k-2+ . . . +2j+i+2j 
iff 2’Sj+ ..* +2°So<2’-1 iff Sj=O. 
(ii) We consider a first gate G of a threshold circuit forf: For this gate we can be 
sure that all incoming wires are wires from the variables. Hence, for some 
k 1 ,..., k,, ka0, we have 
res(G)=l iff k,xl + ... +k,x,3k (or dk). 
Letj be the minimal number such that kl + ... + kj > k. Such a j exists, otherwise the 
gate would compute a constant. Furthermore, kj > 0. If we replace xl, . . . , xj by l’s, G is 
replaced by the constant 1. If we replace Xj, . . , x, by O’s, G is replaced by the constant 
0 since k, + ... + kj- 1 <k. For a negative threshold gate, a dual argument works. 
Hence, by replacing min( j, n + 1 -j> < L(n+ 1)/2] variables by constants, we can 
eliminate the first gate of the circuit. The resulting subfunction is defined on at least 
n- L(n + 1)/2] = [(n+ 1)/21- 1 variables. We continue in the same way until we 
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obtain a constant subfunction. After k iterations the number of variables of the 
resulting subfunction is at least [(n-t 1)/2k] - 1 (easy induction). We conclude that 
threshold circuits for f have at least k gates for the smallest k, where 
r(n+ l)Pkl-1 <n-lmin(f). 
This holds also for the smallest k such that 
n+l 
--l ~n-l,i,(f), 7.4 
L 
i.e. 
n+l 
n + 1 - knin(f) 
62k. 
Hence, [log(n+ l)-log(n+ 1 -l,i,(f))] is a lower bound on the number of gates in 
any threshold circuit for f. The special forms of the lower bounds for symmetric 
functions or the parity functions follow easily. 0 
We remark that this is an example of an exponential gap between synchronous and 
asynchronous complexity, in particular, n + 1 versus rlog(n + l)]. It is an interesting 
open problem to determine the smallest depth such that the parity functions have 
circuits of polylogarithmic, i.e. logo(l size. 
6. Practical aspects 
We have determined the complexity of parity functions in various circuit models. In 
this last section we ask whether our results have implications in real-life circuit design. 
It is an established fact that parity circuits are often used. We cite from the paper of 
Lai and Muroga [S]: “Although a MOS logic gate can be made to realize a complex 
negative function, a NOR gate implemented by a MOS logic is widely used in practice 
due to its compact layout. The same is true with GaAs.” A more detailed discussion 
can be found in the monograph of Muroga [6]. 
We have seen that optimal NOR circuits have 3n-2 gates and 8(n- 1) wires. The 
fan-in of the gates in the optimal circuits is 2, 3 and 4. Optimal U,-circuits have also 
nonnegative gates, the number of gates is at least 2n - 1 and the number of wires is at 
least 6(n - 1). Furthermore, this small number of wires is not possible for circuits with 
less than 3(n - 1) gates. These are arguments why U, -circuits are not better than 
NOR circuits in practice. 
Threshold circuits for the parity functions may have a very small number of gates. 
This circuit design in its pure form is impractical because the gates are very complex 
and have a very large fan-in. But we see that we have used only negative gates. In 
Fig. 3 we see the circuits for n = 3 and n = 7. The circuit for n = 3 has 2 gates, one of 
fan-in 3 and one of fan-in 5 where the last 2 inputs have always the same value. It is 
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easy to see that both types of gates can be easily designed in MOS logic. For odd n, 
&(n - 1) of these subcircuits are sufficient to compute a parity function on n variables. 
This can be done by a balanced tree of fan-in 3 parity gates (hence, we have 
logarithmic depth), where each gate is replaced by our threshold circuit. This design is 
regular and simple, the number of gates is IZ - 1 for odd n and n for even n, the number 
of wires is &n-l)+$(n-1)=4(n-1) for odd n and 4(n-1)+2 for even n. The 
optimal threshold circuit for IZ = 7 has 3 gates with fan-in 7, 11, 13. If these gates can be 
designed efficiently, we need only 3 [i(n- l)] =b(n - 1) gates if n = 1 mod 7 and 
(7+ 11 + 13) i(n-l)=y(n-1)%517(n-1) wires. But the gates are much more com- 
plicated than in the other designs. 
In the following table, we compare the optimal NOR circuit and the designs using 
threshold circuits for the parity of 3 or 7 inputs as subcircuits. All three designs have 
logarithmic depth. We think that the threshold circuit type 1 uses only simple gates 
and is the best of the considered circuits for real-life circuit design for the parity 
functions. It turns out that the investigation of threshold circuits is interesting for 
theoretical and for practical purposes. 
Table 1 
NOR circuit Threshold circuit type 1 Threshold circuit type 2 
Type of gates NOR’, NOR3, NOR“ T:,, 7-22 Tz,, Tf:, T;“6 
Number of gates 3n-2 n-l 4(n-1) 
Number of wires S(n-1) 4(n-1) -5.17(n-1) 
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